

FIG. 1

SYSTEM-ON-CHIP BREAKPOINT SYNCHRONIZATION




FIG. 2




FIG. 3




FIG. 4